

Table of Content

Page 1	01.Index_and_Notes
Page 2	02.Revision_History
Page 3	03.Block_Diagram
Page 4	04.Power_Sequence/IO_Domain_Map
Page 5	05.RK3566_Power/GND
Page 6	06.RK3566_DDR_PHY
Page 7	07.RK3566_OSC/PLL/PMUIO
Page 8	08.RK3566_Flash/SD_Controller
Page 9	09.RK3566_USB/PCIe/SATA_PHY
Page 10	10.RK3566_SARADC/GPIO
Page 11	11.RK3566_VI_Interface
Page 12	12.RK3566_VO_Interface_1
Page 13	13.RK3566_VO_Interface_2
Page 14	14.RK3566_Audio_Interface
Page 15	15.Power_Flash_Power_Manage
Page 16	16.DRAM-LPDDR4X_1x32Bit_200P
Page 17	17.Memory-eMMC/SPI
Page 18	18.Flash-SPI-HDMI
Page 19	19.WIFI/BT-SDIO_1T1R+UART
Page 20	20.Ethernet-GEPHY_RGMII1
Page 21	21.Power_Part1_PMIC
Page 22	22.Power_IN-Debug_UART
Page 23	23.GPIO+VCC_Connector
Page 24	24.High Speed Serial_Connector
Page 25	25.IO_Connector

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:


Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Description


Note

Option

RK3566 Ref Block Diagram



Power Sequence & Power Path assignment



IO Power Domain Map

Refer to the actual design!


IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCCA1V8_PMU	VCCA1V8_PMU	1.8V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO_WL	VCC_1V8	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC_1V8	1.8V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

Check the software configuration(dts) of voltage level, which must be keep the same as hardware design **!!! Attention**




RK3566_ABCDE

(Power&GND)






RK3566_I (VCCIO2 Domain)

U1I




RK3566
BGA565_15R50x14R40x0R90





Check the software configuration(dts) of voltage level, which must be keep the same as hardware design

RK3566_J (VCCIO3 Domain)

U1J



RK3566
BGA565_15R50x14R40x0R90






Check the software configuration(dts) of voltage level, which must be keep the same as hardware design




Size	Title: ROCK3 Compute Module	REV
A4	Page Name: RK3566_Flash/SD_Controller	V1.1
Date:	Thursday, January 06, 2022	Sheet 08 of 25

RK3566_U (USB3.0/PCIe2.0x1/SATA)


RK3566_V (USB2.0 HOST)




RK3566_K (VCCIO4 Domain)



RK3566_N (VCCIO7 Domain)



RK3566_O (SARADC/OTP)





RK3566_P (MIPI CSI_RX)

Usage of MIPI CSI Dx&CLKs

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Usage of CIF Interface

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7



Support BT601 YCbCr 422 8bit input
 Support BT656 YCbCr 422 8bit input
 Support RAW 8/10/12bit input
 Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
 Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input



BT1120 16bit Mode:
 Default: D0-D7 <--> Y0-Y7 , D8-D15 <--> C0-C7
 Swap ON: D0-D7 <--> C0-C7 , D8-D15 <--> Y0-Y7

RK3566_M (VCCIO6 Domain)

VCCIO6 Domain

Operating Voltage=1.8V/3.3V

CIF_D0	/ EBC_SDD00 / SDRAMC2_D0_M0 / I2S1_MCLK_M1 / VOP_BT656_D0_M1 / GPIO3_C6_d
CIF_D1	/ EBC_SDD01 / SDRAMC2_D1_M0 / I2S1_SCLK_TX_M1 / VOP_BT656_D1_M1 / GPIO3_C7_d
CIF_D2	/ EBC_SDD02 / SDRAMC2_D2_M0 / I2S1_LRCK_TX_M1 / VOP_BT656_D2_M1 / GPIO3_D0_d
CIF_D3	/ EBC_SDD03 / SDRAMC2_D3_M0 / I2S1_SDO0_M1 / VOP_BT656_D3_M1 / GPIO3_D1_d
CIF_D4	/ EBC_SDD04 / SDRAMC2_D4_M0 / I2S1_SDO1_M1 / VOP_BT656_D4_M1 / GPIO3_D2_d
CIF_D5	/ EBC_SDD05 / SDRAMC2_D5_M0 / I2S1_SDO2_M1 / VOP_BT656_D5_M1 / GPIO3_D3_d
CIF_D6	/ EBC_SDD06 / SDRAMC2_D6_M0 / I2S1_SDO3_M1 / VOP_BT656_D6_M1 / GPIO3_D4_d
CIF_D7	/ EBC_SDD07 / SDRAMC2_D7_M0 / I2S1_SDO4_M1 / VOP_BT656_D7_M1 / GPIO3_D5_d
CIF_D8	/ EBC_SDD08 / GMAC1_TXD2_M1 / UART1_TX_M1 / PDM_CLK0_M1 / GPIO3_D6_d
CIF_D9	/ EBC_SDD09 / GMAC1_TXD3_M1 / UART1_RX_M1 / PDM_SDO0_M1 / GPIO3_D7_d
CIF_D10	/ EBC_SDD10 / GMAC1_TXD4_M1 / UART1_TX_M1 / PDM_CLK1_M1 / GPIO4_A0_d
CIF_D11	/ EBC_SDD11 / GMAC1_TXD5_M1 / UART1_RX_M1 / PDM_SDO1_M1 / GPIO4_A1_d
CIF_D12	/ EBC_SDD12 / GMAC1_RXD3_M1 / UART1_TX_M2 / PDM_SDO2_M1 / GPIO4_A2_d
CIF_D13	/ EBC_SDD13 / GMAC1_RXD4_M1 / UART1_RX_M2 / PDM_SDO3_M1 / GPIO4_A3_d
CIF_D14	/ EBC_SDD14 / GMAC1_RXD5_M1 / UART1_TX_M2 / I2S2_LRCK_RX_M1 / GPIO4_A4_d
CIF_D15	/ EBC_SDD15 / GMAC1_RXD6_M1 / UART1_RX_M2 / I2S2_LRCK_TX_M1 / GPIO4_A5_d
ISP_FLASHTRIGOUT	/ EBC_SDCE0 / GMAC1_TXEN_M1 / SPI3_CS0_M0 / I2S1_SCLK_RX_M1 / GPIO4_A6_d
CAM_CLKROUT0	/ EBC_SDCE1 / GMAC1_RXD0_M1 / SPI3_CS1_M0 / I2S1_LRCK_RX_M1 / GPIO4_A7_d
CAM_CLKROUT1	/ EBC_SDCE2 / GMAC1_RXD1_M1 / SPI3_MISO_M0 / I2S1_SDO1_M1 / GPIO4_B0_d
ISP_PRELIGHT_TRIG	/ EBC_SDCE3 / GMAC1_RXD2_CRS_M1 / I2S1_SDO2_M1 / GPIO4_B1_d
I2C4_SDA_M0	/ EBC_VCOM / GMAC1_RXER_M1 / SPI3_MOSI_M0 / I2S2_SDI_M1 / GPIO4_B2_d
I2C4_SCL_M0	/ EBC_GDDE / ETH1_REPCLK0_25M_M1 / SPI3_CLK_M0 / I2S2_SDO_M1 / GPIO4_B3_d
ISP_FLASH_TRIGIN / I2C2_SDA_M1	/ EBC_GDSP / GMAC1_RXD3_M1 / UART1_TX_M2 / VOP_BT656_CLK_M1 / GPIO4_B4_d
I2C2_SCL_M1	/ EBC_SUSHR / GMAC1_RXD4_M1 / UART1_RX_M2 / I2S1_SDO3_M1 / GPIO4_B5_d
CIF_HREF	/ EBC_SDL0 / GMAC1_MDC_M1 / UART1_RTSa_M1 / I2S2_MCLK_M1 / GPIO4_B6_d
CIF_VSYNC	/ EBC_SDL1 / GMAC1_MDC_M1 / UART1_RTSa_M1 / I2S2_SCLK_TX_M1 / GPIO4_B7_d
PWM1_IR_M1	/ CIF_CLKROUT / EBC_GDCLK / GMAC1_RXD0_M1 / SPI3_CS1_M0 / I2S1_LRCK_RX_M1 / GPIO4_C0_d
CIF_CLKIN	/ EBC_SDL2 / GMAC1_MDC_M1 / UART1_RTSa_M1 / I2S2_SCLK_RX_M1 / GPIO4_C1_d




Note:
 default VCCIO of Camera is 1.8V

Check the software configuration(dts) of voltage level, which must be keep the same as hardware design


Caps should be placed under the U1000 package

Size	Title:	ROCK3 Compute Module	REV
A3	Page Name:	RK3566_VI Interface	V1.1
Date:	Thursday, January 06, 2022	Sheet	11 of 25


RK3566_R (MIPI_DSI_TX0/LVDS_TX0)




RK3566_S (MIPI_DSI_TX1)



RK3566_T (eDP TX)



RK3566_Q (HDMI2.0 TX)



RK3566_L (VCCIO5 Domain)

U1L



VCCIO5 Domain

Operating Voltage=1.8V/3.3V

VOP_BT1120_D0	/ SPI1_CS0_M1			/ SDMMC2_D0_M1	/ GPIO3_A1_d
VOP_BT1120_D1		/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
VOP_BT1120_D2		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
VOP_BT1120_D3		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
VOP_BT1120_D4		/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
VOP_BT1120_CLK		/ GMAC1_TXCLK_M0	/ I2S3_SBI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
VOP_BT1120_D5		/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
VOP_BT1120_D6		/ ETH1_REFCLKO_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
PWM8_M0	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1		/ GPIO3_B1_d
PWM9_M0	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B2_d
VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0		/ PDM_SDI0_M2	/ GPIO3_B3_d
VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_RXER_M0		/ PDM_SDI1_M2	/ GPIO3_B4_d
PWM10_M0	/ VOP_BT1120_D11	/ I2C3_SCL_M1	/ GMAC1_TXD0_M0		/ GPIO3_B5_d
PWM11_IR_M0	/ VOP_BT1120_D12	/ I2C3_SDA_M1	/ GMAC1_TXD1_M0		/ GPIO3_B6_d
PWM12_M0		/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
PWM13_M0		/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
VOP_BT1120_D13	/ SPI1_MOSI_M1		/ PCIE20_PERSn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
VOP_BT1120_D14	/ SPI1_MISO_M1		/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
VOP_BT1120_D15	/ SPI1_CLK_M1		/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

RK3566
BGA565_15R50x14R40x0R90


Check the software configuration(dts) of voltage level, which must be keep the same as hardware design



Size	Title: ROCK3 Compute Module	REV
A4	Page Name: RK3566_VO_Interface_2	V1.1
Date: Thursday, January 06, 2022	Sheet 13	of 25




RK3566_H (VCCIO1 Domain)

U1H



RK3566
BGA565_15R50x14R40x0R90


Check the software configuration(dts) of voltage level, which must be keep the same as hardware design











VCCIO_ACODEC = 3.3V as default



Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)





FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
 Logic=L:3.3V IO driven
 Logic=H:1.8V IO driven








default VCC = VCCIO_FLASH 1.8V




Size	Title: ROCK3 Compute Module	REV
A4	Page Name: Flash-SPI-HDMI	V1.1
Date: Thursday, January 06, 2022 Sheet 18 of 25		






SDIO WIFI/BT Module-1T1R



Adjust the load capacitor according to the crystal spec.







Note:
1, VCCIO WL = 1.8V as default
2, for VCCIO WL = 3.3V, please adjust the control IOs' power level




Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3	OPTION4
	a	b/g/n	ac	5GHz							
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.6V	Yes	Yes	No	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.6V	No	No	No	Yes
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	No


ROCK3 Compute Module
WIFI/BT-SDIO_1T1R+UART
Thursday, January 06, 2022



VCC_PHY1_IO Voltage Config




PHY Address Config




Pull-up for additional 2ns delay to RXC for data latching





Pull-up for additional 2ns delay to TXC for data latching





Pull-up to disable PLL @ ALDPS mode(Low power mode)








RGMI1 Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V(default)	1'b0	2'b10









Feedback from RK3566




VCC_3V3 (Power OFF under SLEEP)




Debug UART2



Size	Title: ROCK3 Compute Module	REV
B	Page Name: Power_IN-Debug UART	V1.1
Date: Thursday, January 06, 2022	Sheet 22 of 25	





Size	Title: ROCK3 Compute Module	REV
B	Page Name: High Speed Serial Connector	V1.1
Date: Thursday, January 06, 2022	Sheet 24 of 25	

