

Table of Content

Page 1	01.Index and Notes	Default
Page 2	02.Revision History	Default
Page 3	03.Block Diagram	Default
Page 4	04.RK3568_Power/GND	Default
Page 5	05.RK3568_USB/PCIE/SATA PHY	Default
Page 6	06.RK3568_ADC/RGMII0/HDMI	Default
Page 7	07.RK3568_Flash/SD Controller	Default
Page 8	08.RK3568_DSI_HDIM_EDP	Default
Page 9	09.RK3568_OSC/PLL/PMUIO	Default
Page 10	10.RK3568_CSI_SDMMC_GMAC	Default
Page 11	11.RK3568_DDR PHY	Default
Page 12	12.RK3568_GPIO2_GPIO3	Default
Page 13	13.RK3568_Audio	Default
Page 14	14.Power_Flash Power Manage	Default
Page 15	15.DRAM-LPDDR4X_1X32bit_200P	Default
Page 16	16.WIFI/BT	Default
Page 17	17.Memory EMMC	Default
Page 18	18.Ethernet	Default
Page 19	19.Flash/SPI/HDMI	Default
Page 20	20.Power_DC IN	Default
Page 21	21.Power_PMIC	Default
Page 22	22.GPIO+VCC_Connector	Default
Page 23	23.High Speed Serial_Connector	Default
Page 24	24.IO_Connector	Default
Page 25	25.IO2_Connector	Default

Description

Note

Option

Generate Bill of Materials

Header:
 Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption


Combined property string:
 {Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes





NOTE 1:
 Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
 Please use our recommended components to avoid too many changes.
 For more informations about the second source,please refer to our AVL.

RK3568 Ref Block Diagram



RK3568_ABCDE (Power&Gnd)





RK3568 BGA636_19R00X19R00X1R20




Size	Title: Rock 3 Compute Module Plus	REV
A4	Page Name: RK3568_Power/GND	V1.1
Date: Tuesday, November 16, 2021	Sheet 04 of 25	

RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




Note:
In case of multiplexing, impedance control: Diff 90 Ohm ± 10%




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_V (USB2.0 HOST)




RK3568_W (PCIE3.0 x2)



Size	Title: Rock 3 Compute Module Plus	REV
A3	Page Name: RK3568_USB/PCIE/SATA PHY	V1.1
Date: Tuesday, November 16, 2021	Sheet 05	of 25

RK3568_K (VCCIO4 Domain)




Note:
If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if its defaults to high level need to add a 4.7K resistance to ground

Note:
According to the actual choice of mounted Cannot be mounted at the same time
Default:1.8V
Select the voltage according to the application

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!


RK3568_N (VCCIO7 Domain)



Note:
When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

RK3568_O (SARADC/OTP)



Note:
Must be mounted

Note:
If there is no Key requirement, two test points must be reserved to facilitate firmware update



Note:
It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


Size	Title:	Rock 3 Compute Module Plus	REV
A3	Page Name:	RK3568_ADC/RGMII0/HDMI	V1.1
Date:	Tuesday, November 16, 2021	Sheet	06 of 25

RK3568_I (VCCIO2 Domain)



Note:
For eMMC or Nand Flash:
If eMMC_D0/FLASH_D0=0V at after power on and reset, then system will enter into Maskrom mode.

Layout note:
Test point must be placed on the line, and no branch can be added




Note:
For SPI Flash:
If FSPI_CLK=0V at after power on and reset, then system will enter into Maskrom mode.

Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure, use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

RK3568_J (VCCIO3 Domain)

Default SDMMC0 & JTAG




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package




Size	Title: Rock 3 Compute Module Plus	REV
A3	Page Name: RK3568_Flash/SD Controller	V1.1
Date: Tuesday, November 16, 2021	Sheet 07	of 25


RK3568_R (MIPI_DSI_TX0/LVDS_TX0)



RK3568_S (MIPI_DSI_TX1)




RK3568_T (eDP TX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


RK3568_Q (HDMI2.0 TX)



RK3568_G (OSC/PLL/PMUIO1/2)


Note:

Adjusted the load capacitance according to the crystal specification.







Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential




Debug UART2



Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!


Size	Title: Rock 3 Compute Module Plus	REV
A3	Page Name: RK3568_OSC/PLL/PMUIO	V1.1
Date: Tuesday, November 16, 2021	Sheet 09	of 25

RK3568_P (MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M (VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Note:
Camera MCLK can select the following clock:
1: CAM_CLKOUT0
2: CAM_CLKOUT1
3: CIF_CLKOUT
4: REFCLK_OUT

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_RXDV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK	GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMBE	GPIO	<-----	PHYx_INT/PMBE





RK3568_L (VCCIO5 Domain)

U1L



VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEN M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEN M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEN M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 FWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART5 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART5 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d




Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!




RK3568_H (VCCIO1 Domain)

U1H



RK3568
BGA636_19R00X19R00X1R20



VCCIO1 ACODEC Default 3.3V

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential



Size	Title: Rock 3 Compute Module Plus	REV
A4	Page Name: RK3568_Audio	V1.1
Date: Tuesday, November 16, 2021	Sheet 13 of 25	

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)








Note:

According to the actual choice of mounted
Cannot be mounted at the same time



Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L:3.3V IO driven
Logic=H:1.8V IO driven






Rockchip Confidential

Default
LPDDR4x
0.6V

Option
LPDDR4
=1.1V


Size	Title: Rock 3 Compute Module Plus	REV
A3	Page Name: DRAM-LPDDR4X_1X32bit_200P	V1.1
Date: Tuesday, November 16, 2021	Sheet 15	of 25

eMMC FLASH




A4	NC0	AH11	NC138	AH9	NC137	AH6	NC136	AH4	NC135	AG13	NC134	AG2	NC133	AE14	NC132	AE1	NC131	AA14	NC130	AA13	NC129	AA12	NC128	AA11	NC127	AA10	NC126	AA9	NC125	AA8	NC124	AA7	NC123	AA2	NC122	AA1	NC121	Y14	NC120	Y13	NC119	Y12	NC118	Y11	NC117	Y10	NC116	Y9	NC115	Y8	NC114	Y7	NC113	Y6	NC112	Y3	NC111	Y1	NC110	W14	NC109	W13	NC108	W12	NC107	W11	NC106	W10	NC105	W9	NC104	W8	NC103	W7	NC102	W3	NC101	W2	NC100	W1	NC99	V14	NC98	V13	NC97	V12	NC96	V3	NC95	V2	NC94	V1	NC93	U14	NC92	U13	NC91	U12	NC88	U7	NC87	U6	NC85	U3	NC84	U2	NC83	T14	NC82	T13	NC81	T12	NC80	T3	NC78	T2	NC77	T1	NC76	R14	NC75	R13	NC74	R12	NC73	R3	NC71	R2	NC70	R1	NC69	R1
A6	NC1	A9	NC2	A11	NC3	B2	NC4	B13	NC5	D1	NC6	D14	NC7	H1	NC8	H2	NC9	H7	NC11	H8	NC12	H9	NC13	H10	NC14	H11	NC15	H12	NC16	H13	NC17	H14	NC18	J1	NC19	J7	NC20	J8	NC21	J9	NC22	J10	NC23	J11	NC24	J12	NC25	J13	NC26	J14	NC27	K1	NC28	K3	NC29	K5	NC30	K7	NC31	K8	NC32	K9	NC33	K10	NC34	NC35	NC36	NC37	NC38	NC39	NC40	NC41	NC42	NC43	NC44	NC45	NC46	NC47	NC48	NC49	NC86	NC52	NC53	NC54	NC55	NC56	NC57	NC59	NC60	NC61	NC62	NC63	NC64	NC65	NC66	NC67	NC68	M12	M13	M14	N1	N2	N3	N12	N13	N14	P1	P2	P3	P10	P12	P13	P14																			

U6B
KLM8G1GEAC-B031
BGA169_13X11D5











Note: All the Power filter capacitors should be placed close to the power pins of eMMC


Note:
Reserve TestPoint for firmware update.
If EMMC_CLKO=0V at power-on reset,
then system will enter into Maskrom mode.



Size	Title: Rock 3 Compute Module Plus	REV
A4	Page Name: Memory-eMMC	V1.1
Date: Tuesday, November 16, 2021	Sheet 17	of 25




VCC_PHY1_IO Voltage Config




PHY Address Config

PHY Address PHYAD[2:0]
1 (default) 3'b001


Pull-up for additional 2ns delay to RXC for data latching






Pull-up for additional 2ns delay to TXC for data latching






Pull-up to disable PLL @ ALDPS mode(Low power mode)




RGMI I Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V(default)	1'b0	2'b10



Size	Title: Rock 3 Compute Module Plus	REV
A3	Page Name: Ethernet	V1.1
Date: Tuesday, November 16, 2021	Sheet 18 of 25	




default VCC = VCCIO_FLASH 1.8V




Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted


5V/3A DCIN




VDD_CPU





VCC_3V3 (Power OFF under SLEEP)




Size	Title: Rock 3 Compute Module Plus	REV
Custom Page Name:	Power_DC_IN	V1.1
Date: Tuesday, November 16, 2021	Sheet	20 of 25



Size	Title: Rock 3 Compute Module Plus	REV
B	Page Name: GPIO+VCC_Connector	V1.1
Date:	Tuesday, November 16, 2021	Sheet 22 of 25





Size	Title: Rock 3 Compute Module Plus	REV
B	Page Name: High Speed Serial Connector	V1.1
Date: Tuesday, November 16, 2021	Sheet 23 of 25	




radxa


Size	Title: Rock 3 Compute Module Plus	REV
B	Page Name: IO_Connector	V1.1
Date:	Tuesday, November 16, 2021	Sheet 24 of 25



Size	Title: Rock 3 Compute Module Plus	REV
B	Page Name: IO2_Connector	V1.1
Date: Tuesday, November 16, 2021	Sheet 25	of 25




Size	Title: Radxa_E25	REV
	Page Name: GPIO+VCC_Connector	v1.3
Date: Thursday, January 13, 2022	Sheet 1 of 11	




Size	Title: Radxa_E25	REV
	Page Name: High Speed Serial_Connector	v1.3
Date: Thursday, January 13, 2022	Sheet 2 of 11	

1.8v GPIO0_D3
 1.8v GPIO0_D5
 1.8v GPIO0_D6
 3.3v GPIO1_A7
 1.8v GPIO4_C0
 3.3v GPIO1_A6




USB3_HOST1_DP I/O 90ohm ± 10%
 USB3_HOST1_DM I/O 90ohm ± 10%
 USB3_HOST1_SSTXP I/O 90ohm ± 10%
 USB3_HOST1_SSTXN I/O 90ohm ± 10%
 USB3_HOST1_SSRXP I/O 90ohm ± 10%
 USB3_HOST1_SSRXN I/O 90ohm ± 10%
 USB2_HOST2_DP I/O 90ohm ± 10%
 USB2_HOST2_DM I/O 90ohm ± 10%
 USB2_HOST3_DP I/O 90ohm ± 10%
 USB2_HOST3_DM I/O 90ohm ± 10%
 PWM1_MO I/O 1.8V/3.3V
 PWM2_MO I/O 1.8V/3.3V
 PWM3_IR I/O 1.8V/3.3V
 PWM4 I/O 1.8V/3.3V
 PWM5 I/O 1.8V/3.3V
 PWM6 I/O 1.8V/3.3V
 PWM7_IR I/O 1.8V/3.3V
 PWM0_M1 I/O 1.8V/3.3V
 PWM0_MO I/O 1.8V/3.3V
 GPIO3_A7 I/O 1.8V/3.3V
 USB_OTG0_VBUSDET I/O 1.8V/3.3V


BOM_ID



SARADC_VIN3	Up Resistance	Down Resistance
BOM_ID0	10K	DNP
BOM_ID1	10K	110K
BOM_ID2	20K	100K
BOM_ID3	33K	100K
BOM_ID4	18K	36K
BOM_ID5	36K	51K
BOM_ID6	51K	51K
BOM_ID7	51K	36K
BOM_ID8	36K	18K
BOM_ID9	100K	33K
BOM_ID10	100K	20K
BOM_ID11	110K	10K
BOM_ID12	DNP	10K










Size		Title: Radxa_E25	REV
		Page Name: 03.IO_Connector	v1.3
Date: Thursday, January 13, 2022	Sheet	3	of 11







USB3.0-OTG






MiniPCIE2.0 Slot_Support 4G module

SMTS02046CTJ




M0



**MINI PCIE
PCIE 3.0**



SMTS02046CTJ



Rockchip Confidential



Size	Title: Radxa_E25	REV
	Page Name: 09.Minipcie	v1.3
Date: Thursday, January 13, 2022	Sheet 9	of 11

