

Revision History

Version	Date	By	Change Description	Approved
V1.0	2021-06-01		1:Revision preliminary version	
V1.1	2021-06-29			



Table of Content

- 01.Revision History
- 02.Index and Notes
- 03.Block Diagram
- 04.Power Diagram
- 05.Power Sequence/IO Domain Map
- 06.RK3568_Power/GND
- 07.RK3568_DDR PHY
- 08.RK3568_Flash/SD Controller
- 09.RK3568_OSC/PLL/PMUIO
- 10.RK3568_VO Interface_1
- 11.RK3568_VO Interface_2
- 12.RK3568_USB/PCIe/SATA PHY
- 13.RK3568_Audio Interface
- 14.RK3568_SARADC/GPIO
- 15.RK3568_VI Interface
- 16.Flash Power Manage
- 17.USB2/USB3 Port
- 18.MicroSD Card
- 19.SPI FLASH(Option)
- 20.Power-DC IN
- 21.LPDDR4X_1X32bit_200P
- 22.MIPI_DSI_CSI
- 23.eMMC Flash
- 24.SARADC_KEY
- 25.E KEY_WIFI/BT_PCIE2.0
- 26.HDMI
- 27.Ethernet
- 28.Headphone
- 29.M KEY_PCIE3.0
- 30.CONNĒCT
- 31.Power_CPU_RTC
- 32.Power_PMIC

Description

Note

Option

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Notes

NOTE 1:

Component parameter description


1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:


Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Size	Title: Gong Le	REV
A3	Page Name: Index and Notes	V1.1
Date: Wednesday, July 28, 2021	Sheet 02 of 32	


Gong Le Ref Block Diagram



Default Power Diagram



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (VCC3V3_PMU, VCC3V3)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETh			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

Default IO Power Domain Map





IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V, FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!



Size	Title: Gong Le	REV
A3	Page Name: Power Sequence/IO Domain Map	V1.1
Date: Wednesday, July 28, 2021	Sheet 05 of 32	

RK3568_ABCDE (Power&Gnd)



RK3568_F (DDR PHY)


U1F

	DDR4	LPDDR4	DDR3	LPDDR3
LPDDR4_DQ0_A	DDR_DQ0_A	F2	DDR_DQ0_A / DDR4_DQ0_A	LPDDR4_DQ0_A / DDR3_DQ0 / LPDDR3_DQ0
LPDDR4_DQ1_A	DDR_DQ1_A	E1	DDR_DQ1_A / DDR4_DQ1_A	LPDDR4_DQ1_A / DDR3_DQ1 / LPDDR3_DQ1
LPDDR4_DQ2_A	DDR_DQ2_A	E2	DDR_DQ2_A / DDR4_DQ2_A	LPDDR4_DQ2_A / DDR3_DQ2 / LPDDR3_DQ2
LPDDR4_DQ3_A	DDR_DQ3_A	D1	DDR_DQ3_A / DDR4_DQ3_A	LPDDR4_DQ3_A / DDR3_DQ3 / LPDDR3_DQ3
LPDDR4_DQ4_A	DDR_DQ4_A	J1	DDR_DQ4_A / DDR4_DQ4_A	LPDDR4_DQ4_A / DDR3_DQ4 / LPDDR3_DQ4
LPDDR4_DQ5_A	DDR_DQ5_A	J2	DDR_DQ5_A / DDR4_DQ5_A	LPDDR4_DQ5_A / DDR3_DQ5 / LPDDR3_DQ5
LPDDR4_DQ6_A	DDR_DQ6_A	H1	DDR_DQ6_A / DDR4_DQ6_A	LPDDR4_DQ6_A / DDR3_DQ6 / LPDDR3_DQ6
LPDDR4_DQ7_A	DDR_DQ7_A	H4	DDR_DQ7_A / DDR4_DQ7_A	LPDDR4_DQ7_A / DDR3_DQ7 / LPDDR3_DQ7
LPDDR4_DM0_A	DDR_DM0_A	H5	DDR_DM0_A / DDR4_DM0_A	LPDDR4_DM0_A / DDR3_DM0 / LPDDR3_DM1
LPDDR4_DQS0P_A	DDR_DQS0P_A	G1	DDR_DQS0P_A / DDR4_DQS0P_A	LPDDR4_DQS0P_A / DDR3_DQS0P / LPDDR3_DQS1P
LPDDR4_DQS0N_A	DDR_DQS0N_A	G2	DDR_DQS0N_A / DDR4_DQS0N_A	LPDDR4_DQS0N_A / DDR3_DQS0N / LPDDR3_DQS1N
LPDDR4_DQ8_A	DDR_DQ8_A	M1	DDR_DQ8_A / DDR4_DQ8_A	LPDDR4_DQ8_A / DDR3_DQ8 / LPDDR3_DQ25
LPDDR4_DQ9_A	DDR_DQ9_A	M2	DDR_DQ9_A / DDR4_DQ9_A	LPDDR4_DQ9_A / DDR3_DQ9 / LPDDR3_DQ26
LPDDR4_DQ10_A	DDR_DQ10_A	E7	DDR_DQ10_A / DDR4_DQ10_A	LPDDR4_DQ10_A / DDR3_DQ10 / LPDDR3_DQ27
LPDDR4_DQ11_A	DDR_DQ11_A	L6	DDR_DQ11_A / DDR4_DQ11_A	LPDDR4_DQ11_A / DDR3_DQ11 / LPDDR3_DQ28
LPDDR4_DQ12_A	DDR_DQ12_A	K2	DDR_DQ12_A / DDR4_DQ12_A	LPDDR4_DQ12_A / DDR3_DQ12 / LPDDR3_DQ29
LPDDR4_DQ13_A	DDR_DQ13_A	J6	DDR_DQ13_A / DDR4_DQ13_A	LPDDR4_DQ13_A / DDR3_DQ13 / LPDDR3_DQ30
LPDDR4_DQ14_A	DDR_DQ14_A	J7	DDR_DQ14_A / DDR4_DQ14_A	LPDDR4_DQ14_A / DDR3_DQ14 / LPDDR3_DQ31
LPDDR4_DQ15_A	DDR_DQ15_A	L4	DDR_DQ15_A / DDR4_DQ15_A	LPDDR4_DQ15_A / DDR3_DQ15 / LPDDR3_DQ32
LPDDR4_DM1_A	DDR_DM1_A	J4	DDR_DM1_A / DDR4_DM1_A	LPDDR4_DM1_A / DDR3_DM1 / LPDDR3_DM3
LPDDR4_DQS1P_A	DDR_DQS1P_A	L2	DDR_DQS1P_A / DDR4_DQS1P_A	LPDDR4_DQS1P_A / DDR3_DQS1P / LPDDR3_DQS3P
LPDDR4_DQS1N_A	DDR_DQS1N_A	L1	DDR_DQS1N_A / DDR4_DQS1N_A	LPDDR4_DQS1N_A / DDR3_DQS1N / LPDDR3_DQS3N
LPDDR4_DQ0_B	DDR_DQ0_B	B10	DDR_DQ0_B / DDR4_DQ0_B	LPDDR4_DQ0_B / DDR3_DQ16 / LPDDR3_DQ1
LPDDR4_DQ1_B	DDR_DQ1_B	A9	DDR_DQ1_B / DDR4_DQ1_B	LPDDR4_DQ1_B / DDR3_DQ17 / LPDDR3_DQ2
LPDDR4_DQ2_B	DDR_DQ2_B	D12	DDR_DQ2_B / DDR4_DQ2_B	LPDDR4_DQ2_B / DDR3_DQ18 / LPDDR3_DQ3
LPDDR4_DQ3_B	DDR_DQ3_B	E12	DDR_DQ3_B / DDR4_DQ3_B	LPDDR4_DQ3_B / DDR3_DQ19 / LPDDR3_DQ4
LPDDR4_DQ4_B	DDR_DQ4_B	A12	DDR_DQ4_B / DDR4_DQ4_B	LPDDR4_DQ4_B / DDR3_DQ20 / LPDDR3_DQ5
LPDDR4_DQ5_B	DDR_DQ5_B	D15	DDR_DQ5_B / DDR4_DQ5_B	LPDDR4_DQ5_B / DDR3_DQ21 / LPDDR3_DQ6
LPDDR4_DQ6_B	DDR_DQ6_B	E15	DDR_DQ6_B / DDR4_DQ6_B	LPDDR4_DQ6_B / DDR3_DQ22 / LPDDR3_DQ7
LPDDR4_DQ7_B	DDR_DQ7_B	E14	DDR_DQ7_B / DDR4_DQ7_B	LPDDR4_DQ7_B / DDR3_DQ23 / LPDDR3_DQ8
LPDDR4_DM0_B	DDR_DM0_B	D14	DDR_DM0_B / DDR4_DM0_B	LPDDR4_DM0_B / DDR3_DM2 / LPDDR3_DM0
LPDDR4_DQS0P_B	DDR_DQS0P_B	A11	DDR_DQS0P_B / DDR4_DQS0P_B	LPDDR4_DQS0P_B / DDR3_DQS2P / LPDDR3_DQS0P
LPDDR4_DQS0N_B	DDR_DQS0N_B	B11	DDR_DQS0N_B / DDR4_DQS0N_B	LPDDR4_DQS0N_B / DDR3_DQS2N / LPDDR3_DQS0N
LPDDR4_DQ8_B	DDR_DQ8_B	A16	DDR_DQ8_B / DDR4_DQ8_B	LPDDR4_DQ8_B / DDR3_DQ24 / LPDDR3_DQ18
LPDDR4_DQ9_B	DDR_DQ9_B	B17	DDR_DQ9_B / DDR4_DQ9_B	LPDDR4_DQ9_B / DDR3_DQ25 / LPDDR3_DQ19
LPDDR4_DQ10_B	DDR_DQ10_B	A17	DDR_DQ10_B / DDR4_DQ10_B	LPDDR4_DQ10_B / DDR3_DQ26 / LPDDR3_DQ20
LPDDR4_DQ11_B	DDR_DQ11_B	B18	DDR_DQ11_B / DDR4_DQ11_B	LPDDR4_DQ11_B / DDR3_DQ27 / LPDDR3_DQ21
LPDDR4_DQ12_B	DDR_DQ12_B	B13	DDR_DQ12_B / DDR4_DQ12_B	LPDDR4_DQ12_B / DDR3_DQ28 / LPDDR3_DQ22
LPDDR4_DQ13_B	DDR_DQ13_B	D17	DDR_DQ13_B / DDR4_DQ13_B	LPDDR4_DQ13_B / DDR3_DQ29 / LPDDR3_DQ23
LPDDR4_DQ14_B	DDR_DQ14_B	A13	DDR_DQ14_B / DDR4_DQ14_B	LPDDR4_DQ14_B / DDR3_DQ30 / LPDDR3_DQ24
LPDDR4_DQ15_B	DDR_DQ15_B	B14	DDR_DQ15_B / DDR4_DQ15_B	LPDDR4_DQ15_B / DDR3_DQ31 / LPDDR3_DQ25
LPDDR4_DM1_B	DDR_DM1_B	E17	DDR_DM1_B / DDR4_DM1_B	LPDDR4_DM1_B / DDR3_DM3 / LPDDR3_DM2
LPDDR4_DQS1P_B	DDR_DQS1P_B	B15	DDR_DQS1P_B / DDR4_DQS1P_B	LPDDR4_DQS1P_B / DDR3_DQS3P / LPDDR3_DQS2P
LPDDR4_DQS1N_B	DDR_DQS1N_B	A15	DDR_DQS1N_B / DDR4_DQS1N_B	LPDDR4_DQS1N_B / DDR3_DQS3N / LPDDR3_DQS2N
P5	DDR_ECC_DQ0	DDR4_ECC_DQ7	--	DDR3_ECC_DQ0
M4	DDR_ECC_DQ1	DDR4_ECC_DQ0	--	DDR3_ECC_DQ1
M5	DDR_ECC_DQ2	DDR4_ECC_DQ2	--	DDR3_ECC_DQ2
R5	DDR_ECC_DQ3	DDR4_ECC_DQ1	--	DDR3_ECC_DQ3
M7	DDR_ECC_DQ4	DDR4_ECC_DQ3	--	DDR3_ECC_DQ4
R7	DDR_ECC_DQ5	DDR4_ECC_DQ4	--	DDR3_ECC_DQ5
P4	DDR_ECC_DQ6	DDR4_ECC_DQ5	--	DDR3_ECC_DQ6
R4	DDR_ECC_DQ7	DDR4_ECC_DQ6	--	DDR3_ECC_DQ7
P7	DDR_ECC_DM	DDR4_ECC_DM	--	DDR3_ECC_DM
P2	DDR_ECC_DQS_P	DDR4_ECC_DQS_P	--	DDR3_ECC_DQS_P
P1	DDR_ECC_DQS_N	DDR4_ECC_DQS_N	--	DDR3_ECC_DQS_N

DDR4	LPDDR4	DDR3	LPDDR3
DDR4_A0	LPDDR4_CLKP_B	DDR3_A9	---
DDR4_A1	---	DDR3_A2	---
DDR4_A2	LPDDR4_A1_A	DDR3_A4	---
DDR4_A3	LPDDR4_CKE1_A	DDR3_A3	---
DDR4_A4	LPDDR4_A3_B	DDR3_BA1	---
DDR4_A5	LPDDR4_A3_B	DDR3_A11	---
DDR4_A6	LPDDR4_A1_B	DDR3_A4	---
DDR4_A7	LPDDR4_CKE1_B	DDR3_A3	---
DDR4_A8	---	DDR3_A5	---
DDR4_A9	LPDDR4_ODT0_CA_A	DDR3_A6	---
DDR4_A10	LPDDR4_CLKN_B	DDR3_A5	---
DDR4_A11	---	DDR3_A10	---
DDR4_A12	LPDDR4_A3_A	DDR3_BA2	---
DDR4_A13	LPDDR4_A0_B	DDR3_A14	---
DDR4_A14	LPDDR4_A4_A	DDR3_A15	---
DDR4_A15	LPDDR4_A2_A	DDR3_A0	---
DDR4_A16	LPDDR4_A5_A	DDR3_BA5N	---
DDR4_A17	LPDDR4_CKE1_B	DDR3_C23N	---
DDR4_A18	LPDDR4_A2_B	DDR3_A1	---
DDR4_A19	LPDDR4_A4_B	DDR3_A12	---
DDR4_B0	LPDDR4_ODT1_CA_B	DDR3_WEN	---
DDR4_B1	---	DDR3_C23	---
DDR4_CKE	LPDDR4_CKE0_A	DDR3_C0E	---
DDR4_CLKP	LPDDR4_CLKP_A	DDR3_CLKP	---
DDR4_CLKN	LPDDR4_CLKN_A	DDR3_CLKN	---
DDR4_CS0N	LPDDR4_CS0N_A	DDR3_ODT1	---
DDR4_CS1N	LPDDR4_CS1N_A	DDR3_ODT1	---
DDR4_CS2N	LPDDR4_CS2N_A	DDR3_CS0N	---
DDR4_CS3N	LPDDR4_CS3N_A	DDR3_CS0N	---
DDR4_CS4N	LPDDR4_CS4N_A	DDR3_CS0N	---
DDR4_CS5N	LPDDR4_CS5N_A	DDR3_CS0N	---
DDR4_CS6N	LPDDR4_CS6N_A	DDR3_CS0N	---
DDR4_CS7N	LPDDR4_CS7N_A	DDR3_CS0N	---
DDR4_CS8N	LPDDR4_CS8N_A	DDR3_CS0N	---
DDR4_CS9N	LPDDR4_CS9N_A	DDR3_CS0N	---
DDR4_CS10N	LPDDR4_CS10N_A	DDR3_CS0N	---
DDR4_CS11N	LPDDR4_CS11N_A	DDR3_CS0N	---
DDR4_CS12N	LPDDR4_CS12N_A	DDR3_CS0N	---
DDR4_CS13N	LPDDR4_CS13N_A	DDR3_CS0N	---
DDR4_CS14N	LPDDR4_CS14N_A	DDR3_CS0N	---
DDR4_CS15N	LPDDR4_CS15N_A	DDR3_CS0N	---
DDR4_CS16N	LPDDR4_CS16N_A	DDR3_CS0N	---
DDR4_CS17N	LPDDR4_CS17N_A	DDR3_CS0N	---
DDR4_CS18N	LPDDR4_CS18N_A	DDR3_CS0N	---
DDR4_CS19N	LPDDR4_CS19N_A	DDR3_CS0N	---
DDR4_RESETh	LPDDR4_RESETh	DDR3_RESETh	---

B6	AC0	LPDDR4_CLKP_B
F5	---	---
B1	AC2	LPDDR4_A1_A
F4	AC3	LPDDR4_CKE1_A
D9	AC4	LPDDR4_A3_B
B7	AC5	LPDDR4_A5_B
A7	AC6	LPDDR4_A1_B
A8	AC7	LPDDR4_ODT0_CA_B
C1	AC8	LPDDR4_ODT0_CA_A
A5	AC9	LPDDR4_CLKN_B
D6	AC10	LPDDR4_CKE0_B
C2	AC11	LPDDR4_A0_A
C4	AC12	LPDDR4_A3_A
B8	AC13	LPDDR4_A0_B
C5	AC14	LPDDR4_A4_A
E4	AC15	LPDDR4_A2_A
D5	AC16	LPDDR4_A5_A
E6	AC17	LPDDR4_CKE1_B
E11	AC18	LPDDR4_A2_B
E9	AC19	LPDDR4_A4_B
F8	---	---
F7	---	---
B3	AC22	LPDDR4_CKE0_A
B4	AC23	LPDDR4_CLKP_A
A4	AC24	LPDDR4_CLKN_A
A2	AC25	LPDDR4_CS0n_A
B2	AC26	LPDDR4_CS1n_A
E8	AC27	LPDDR4_CS1n_B
D8	AC28	LPDDR4_CS0n_B
F11	AC29	LPDDR4_RESETh


Note: Sequences can not be swap



For DDR4/DDR3/LPDDR3 mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR_RQ pin and VSS pin

For LPDDR4/LPDDR4x mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR_RQ pin and DDRPHY_VDDQ pin



DDR3L = 1.35V	DDRPHY_VDDQ_1
DDR3 = 1.5V	DDRPHY_VDDQ_2
DDR4 = 1.2V	DDRPHY_VDDQ_3
LPDDR3 = 1.2V	DDRPHY_VDDQ_4
LPDDR4 = 1.1V	DDRPHY_VDDQ_5
LPDDR4x = 1.1V	DDRPHY_VDDQ_6
	DDRPHY_VDDQ_7
	DDRPHY_VDDQ_8
DDR3L = 1.35V	DDRPHY_VDDQ1_1
DDR3 = 1.5V	DDRPHY_VDDQ1_2
DDR4 = 1.2V	DDRPHY_VDDQ1_3
LPDDR3 = 1.2V	DDRPHY_VDDQ1_4
LPDDR4 = 1.1V	DDRPHY_VDDQ1_5
LPDDR4x = 0.6V	DDRPHY_VDDQ1_6



Caps should be placed under the U1000 package

RK3568
BGA636_19R00X19R00X1R20


RK3568_I (VCCIO2 Domain)



Note:
For eMMC or Nand Flash:
If eMMC D0/FLASH D0=0V at after power on and reset, then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added




Note:
For SPI Flash:
If FSPI_CLK=0V at after power on and reset, then system will enter into Maskrom mode.

Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure, use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware







RK3568_J (VCCIO3 Domain)

Default SDMMC0 & JTAG




RK3568_G (OSC/PLL/PMUIO1/2)

Note:
Adjusted the load capacitance according to the crystal specification.




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3568_R (MIPI_DSI_TX0/LVDS_TX0)



RK3568_S (MIPI_DSI_TX1)




RK3568_T (eDP TX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

RK3568_Q (HDMI2.0 TX)



RK3568_L (VCCIO5 Domain)

U1L


VCCIO5 Domain

Operating Voltage=1.8V/3.3V




LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d	AG6	<<PCIE20_CLKREQn_M1
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d	AD7	<<PCIE20_WAKEn_M1
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d	AC8	<<HP_DET_L_GPIO2_D2
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d	AC7	<<GMAC1_INT/PMEB_GPIO3_A7
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d	AF5	<<PCIE30X2_CLKREQn_M1
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d	AF6	<<PCIE30X2_WAKEn_M1
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d	AD6	<<PCIE30X2_PERSTn_M1
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SDO0_M2	/ GPIO2_D7_d	AH5	<<GPIO2_D7
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d	AH4	<<GPIO3_A0
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d	AB8	<<GPIO3_A1
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d	AE5	<<GPIO3_A2
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d	AG4	<<GPIO3_A3
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d	AF4	<<GPIO3_A4
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d	AH3	<<GPIO3_A5
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d	AG3	<<GPIO3_A6
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ SDMMC2_DET_M1	/ GPIO3_A7_d	AH2	<<GMAC1_INT/PMEB_GPIO3_A7	
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLK0_25M_M0	/ SDMMC2_PWREN_M1	/ GPIO3_B0_d	AG2	<<GMAC1_RSTn_GPIO3_B0	
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d	AG1	<<PWM_FAN
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d	AF2	<<GPIO3_B2
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d	AF1	<<I2C5_SCL_M0
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d	AE1	<<I2C5_SDA_M0
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d	AE2	<<I2C3_SCL_M1
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d	AE3	<<I2C3_SDA_M1
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART5_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d	AD4	<<GPIO3_B7
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART5_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d	AD2	<<GPIO3_C0
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d	AD1	<<PCIE20_PERSTn_M1
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d	AA7	<<GPIO3_C2
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d	AC4	<<GPIO3_C3
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d	AC3	<<GPIO3_C4
PWM15_IR_M0	/ SPDF_TX_M1	/ GMAC1_MDI0_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d	AC2	<<GPIO3_C5

VCCIO5_1
VCCIO5_2

RK3568
BGA636_19R00X19R00X1R20



Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package



Size	Title:	Gong Le	REV
A4	Page Name:	RK3568_VO Interface_2	V1.1
Date: Wednesday, July 28, 2021		Sheet	11 of 32


RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




Note:
In case of multiplexing, impedance control: Diff 90 Ohm ± 10%

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3568_V (USB2.0 HOST)




RK3568_W (PCIE3.0 x2)




RK3568_H (VCCIO1 Domain)

U1H



RK3568
BGA636_19R00X19R00X1R20

VCCIO1 ACODEC Default 3.3V




Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package



Size	Title: Gong Le	REV
A4	Page Name: RK3568_Audio Interface	V1.1
Date: Wednesday, July 28, 2021	Sheet 13 of 32	

RK3568_K (VCCIO4 Domain)



RGMII0

Note:

If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground


Note:

According to the actual choice of mounted Cannot be mounted at the same time

Default:1.8V Select the voltage according to the application


If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

RK3568_N (VCCIO7 Domain)




Note:
When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!



RK3568_O (SARADC/OTP)



Note:
Must be mounted

Note:
If there is no Key requirement, two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package




Size	Title:	Gong Le	REV
A3	Page Name:	RK3568_SARADC/GPIO	V1.1
Date:	Wednesday, July 28, 2021	Sheet	14 of 32

RK3568_P (MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M (VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Note:
Camera MCLK can select the following clock:
1: CAM_CLKOUT0
2: CAM_CLKOUT1
3: CIF_CLKOUT
4: REFCLK_OUT

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7



GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_RXDV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT125 (Opt10m)	GMACx_MCLKINOUT	----->	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB	GPIO	<-----	PHYx_INT/PMEB

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

Note:

According to the actual choice of mounted
Cannot be mounted at the same time














Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L:3.3V IO driven
Logic=H:1.8V IO driven



Size	Title: Gong Le	REV
A4	Page Name: Flash Power Manage	V1.1
Date: Wednesday, July 28, 2021		Sheet 16 of 32



- >> USB3_OTG0_DP
- >> USB3_OTG0_DM
- >> USB3_OTG0_VBUSDET
- >> USB3_OTG0_ID
- >> USB3_OTG0_SSTXP
- >> USB3_OTG0_SSTXN
- >> USB3_OTG0_SSRXN
- >> USB3_OTG0_SSRXN
- >> USB3_HOST1_DP
- >> USB3_HOST1_DM
- >> USB3_HOST1_SSTXP
- >> USB3_HOST1_SSTXN
- >> USB3_HOST1_SSRXP
- >> USB3_HOST1_SSRXN
- >> USB1_HOST_DP
- >> USB1_HOST_DM
- >> USB2_HOST3_DP
- >> USB2_HOST3_DM
- >> USB_OTG_PWREN_H_GPIO0_A5
- >> USB_HOST_PWREN_H_GPIO0_A6



radxa

Size	Title: Gong Le	REV
A3	Page Name: USB2/USB3 Port	V1.1
Date: Wednesday, July 28, 2021		
Sheet		17 of 32


MicroSD Card



Size	Title: Gong Le	REV
A4	Page Name: MicroSD Card	V1.1
Date: Wednesday, July 28, 2021 Sheet 18 of 32		


SPI Flash

- >>FSPI_CLK/FLASH_ALE
- >>FSPI_D0/FLASH_RDY
- >>FSPI_D1/FLASH_RDn
- >>eMMC_RSTn/FSPI_D2/FLASH_WPn
- >>FSPI_D3/FLASH_CS1n
- >>FSPI_CS0n/FLASH_CS0n



Note:
Default: 1.8V

Support:
 1bit SPI NOR or SPI NAND
 4bit SPI NOR or SPI NAND




Note:
 If Flash is compatible, please notice
 when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted
 when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted
 when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted




Size	Title: Gong Le	REV
A4	Page Name: SPI FLASH(Optional)	V1.1
Date: Wednesday, July 28, 2021	Sheet 19	of 32


DC IN&SYSTEM Power




eMMC Flash



Size	Title: Gong Le	REV
A4	Page Name: eMMC Flash	V1.1
Date: Wednesday, July 28, 2021	Sheet 23 of 32	




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K




SARADC_VIN3	Up Resistance	Down Resistance
BOM_ID0	10K	DNP
BOM_ID1	10K	110K
BOM_ID2	20K	100K
BOM_ID3	33K	100K
BOM_ID4	18K	36K
BOM_ID5	36K	51K
BOM_ID6	51K	51K
BOM_ID7	51K	36K
BOM_ID8	36K	18K
BOM_ID9	100K	33K
BOM_ID10	100K	20K
BOM_ID11	110K	10K
BOM_ID12	DNP	10K


PowerOn/OFF_Key



Reset_Key



RECOVERY



Note:

If there is no Key requirement, It is suggested to reserve a SW9200 Key to facilitate the development debug


RECOVERY Key function:
If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.



Size	Title: Gong Le	REV
A4	Page Name: SARADC_KEY	V1.1
Date: Wednesday, July 28, 2021	Sheet 24	of 32

SDIO WIFI/BT MODULE

WIFI NGFF/M.2











Size	Title: Gong Le	REV
A4	Page Name: E KEY_WIFI/BT_PCIE2.0	V1.1
Date: Wednesday, July 28, 2021	Sheet	25 of 32

HDMI2.0 TX


$C_j \leq 0.4 \text{ pF}$



Size	Title:	Gong Le	REV
A4	Page Name:	HDMI	V1.1
Date:		Wednesday, July 28, 2021	Sheet 26 of 32

- HPL_OUT
- HP_SNS
- HPR_OUT
- ← HP_DET_L_GPIO2_D2
- ← MIC1_INN
- ← SARADC_VIN2_HP_HOOK

Headphone Jack(4-pole with DET & MIC) Option



Note:
For Headphone design,
HP_SNS connect to GND near the Jack.






Size	Title: Gong Le	REV
A4	Page Name: Headphone	V1.1
Date: Wednesday, July 28, 2021 Sheet 28 of 32		


PCIE30X2_CLKREQn_M1 R180 1 22R 5% 2 PCIE30X2_LANE0_CLKREQn_3V3_L R0201
 PCIE30X2_WAKEn_M1 R181 1 22R 5% 2 PCIE30X2_LANE0_WAKEn_3V3_L R0201
 PCIE30X2_PERStn_M1 R182 1 22R 5% 2 PCIE30X2_LANE0_PERStn_3V3_L R0201

PCIE30_TXOP
 PCIE30_TXON
 PCIE30_TXIP
 PCIE30_TXIN
 PCIE30_RXOP
 PCIE30_RXON
 PCIE30_RXIP
 PCIE30_RXIN
 PCIE30_REFCLKP_IN
 PCIE30_REFCLKN_IN
 PCIE30X2_CLKREQn_M1
 PCIE30X2_WAKEn_M1
 PCIE30X2_PERStn_M1
 PCIE_PWREN_H_GPIO0_D4

PCIE30_RXIN
 PCIE30_RXIP
 PCIE30_TXIN
 PCIE30_TXIP
 PCIE30_RXON
 PCIE30_RXOP
 PCIE30_TXON
 PCIE30_TXOP
 PCIE30_REFCLKN_CON
 PCIE30_REFCLKP_CON







PI6C_03_S0
 PI6C_03_S1
 PI6C_03_SS0
 PI6C_03_SS1




If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA . The output current (IOH) is 6 * IREF . 6x2.32x50=696mV

PI6C_S1	PI6C_S0	Out Freq
0	1	100MHz
PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread




radxa

Size	Title:	Gong Le	REV
A3	Page Name:	M_KEY_PCIE3.0	V1.1
Date:	Wednesday, July 28, 2021	Sheet	29 of 32




MIC



Size	Title:	Gong Le	REV
A4	Page Name:	CONNECT	V1.1
Date:		Wednesday, July 28, 2021	Sheet 30 of 32

I2C0_SCL_PMIC
 I2C0_SDA_PMIC
 PMIC_SLEEP_H
 VDD_CPU_COM
 RTCIC_INT_L_GPIO0_D3
 RTCIC_32KOUT
 I2C5_SCL_M0
 I2C5_SDA_M0
 LCD0_PWREN_H_GPIO0_C7
 RK809_PWRON

VDD_CPU



RTC IC --Option

Note:
 The power off hold time scheme is required,
 It is recommended to use external RTC IC
 But, it will not support the timing poweron function

