

# Revision History

<b>Version</b>	<b>Date</b>	<b>By</b>	<b>Change Dscription</b>	<b>Approved</b>
V1.0	2021-06-01		1:Revision preliminary version	
V1.1	2021-06-29			
V1.2	2021-07-24			
V1.3	2021-09-13			



# Table of Content

- 01.Revision History
- 02.Index and Notes
- 03.Block Diagram
- 04.Power Diagram
- 05.Power Sequence/IO Domain Map
- 06.RK3568\_Power/GND
- 07.RK3568\_DDR PHY
- 08.RK3568\_Flash/SD Controller
- 09.RK3568\_OSC/PLL/PMUIO
- 10.RK3568\_VO Interface\_1
- 11.RK3568\_VO Interface\_2
- 12.RK3568\_USB/PCIe/SATA PHY
- 13.RK3568\_Audio Interface
- 14.RK3568\_SARADC/GPIO
- 15.RK3568\_VI Interface
- 16.Flash Power Manage
- 17.USB2/USB3 Port
- 18.MicroSD Card
- 19.SPI FLASH(Option)
- 20.USB HUB\_FAN
- 21.LPDDR4X\_1X32bit\_200P
- 22.MIPI\_DSI\_CSI
- 23.eMMC Flash
- 24.SARADC\_KEY
- 25.E KEY\_WIFI/BT\_PCIE2.0
- 26.HDMI
- 27.Ethernet
- 28.Headphone
- 29.M KEY\_PCIE3.0
- 30.CONNĒCT
- 31.Power\_CPU\_RTC
- 32.Power\_PMIC
- 33.Power-DC IN

Description

Note

Option

## Generate Bill of Materials

### Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

### Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

## Notes

### NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted


### NOTE 2:

Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.


radxa

Size	Title: Gong Le	REV
A3	Page Name: Index and Notes	V1.3
Date: Friday, September 10, 2021	Sheet 02 of 33	


# Gong Le Ref Block Diagram



# Default Power Diagram



# Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DDR4, CPU, CPU IV)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETh			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

## Default IO Power Domain Map





IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V, FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

**If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!**




Size	Title: Gong Le	REV
A3	Page Name: Power Sequence/IO Domain Map	V1.3
Date: Friday, September 10, 2021	Sheet 05 of 33	



# RK3568\_ABCDE (Power&Gnd)



# RK3568\_F (DDR PHY)




# RK3568\_I (VCCIO2 Domain)



**Note:**  
 For eMMC or Nand Flash:  
 If eMMC\_D0/FLASH\_D0=0V at after power on and reset,  
 then system will enter into Maskrom mode.

**Layout note:**

Test point must be placed on the line, and no branch can be added




**Note:**  
 For SPI Flash:  
 If FSPI\_CLK=0V at after power on and reset,  
 then system will enter into Maskrom mode.

**Note:**  
 Reserve TestPoint for put the system into Maskrom mode to update the firmware  
 When writing mismatched firmware or other conditions result in boot failure,  
 use this test point

Except in this case, please use Recovery Key  
 Put the system into loader mode to update the firmware

# RK3568\_J (VCCIO3 Domain)






## Default SDMMC0 & JTAG






# RK3568\_G (OSC/PLL/PMUIO1/2)

**Note:**  
Adjusted the load capacitance according to the crystal specification.




**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3568\_R (MIPI\_DSI\_TX0/LVDS\_TX0)


U1R



RK3568  
BGA636\_19R00X19R00X1R20

# RK3568\_S (MIPI\_DSI\_TX1)


U1S



RK3568  
BGA636\_19R00X19R00X1R20

# RK3568\_T (eDP TX)

U1T




RK3568  
BGA636\_19R00X19R00X1R20

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

# RK3568\_Q (HDMI2.0 TX)

U1Q



RK3568  
BGA636\_19R00X19R00X1R20



# RK3568\_L (VCCIO5 Domain)

U1L

## VCCIO5 Domain


Operating Voltage=1.8V/3.3V

LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SDO0_M2	/ GPIO2_D7_d
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ SDMMC2_DET_M1	/ GPIO3_A7_d	
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLK0_25M_M0	/ SDMMC2_PWREN_M1	/ GPIO3_B0_d	
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART5_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART5_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDF_TX_M1	/ GMAC1_MDI0_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

VCCIO5\_1  
VCCIO5\_2




RK3568  
BGA636\_19R00X19R00X1R20

AG6	<< PCIE20_CLKREQn_M1
AD7	<< PCIE20_WAKEn_M1
AC8	<< HP_DET_L_GPIO2_D2
AC7	<< GMAC1_INT/PMEB_GPIO3_A7
AF5	<< PCIE30X2_CLKREQn_M1
AF6	<< PCIE30X2_WAKEn_M1
AD6	<< PCIE30X2_PERSTn_M1
AH5	<< GPIO2_D7
AH4	<< GPIO3_A0
AB8	<< GPIO3_A2
AE5	<< GPIO3_A3
AG4	<< GPIO3_A4
AF4	<< GPIO3_A5
AH3	<< GPIO3_A6
AG3	<< GPIO3_A6
AH2	<< GMAC1_INT/PMEB_GPIO3_A7
AG2	<< GMAC1_RSTn_GPIO3_B0
AG1	<< PWM_FAN
AF2	<< GPIO3_B2
AF1	<< I2C5_SCL_M0
AE1	<< I2C5_SDA_M0
AE2	<< I2C3_SCL_M1
AE3	<< I2C3_SDA_M1
AD4	<< LCD0_PWREN_H_GPIO3_C0
AD2	<< PCIE20_PERSTn_M1
AD1	<< GPIO3_C2
AA7	<< GPIO3_C3
AC4	<< GPIO3_C4
AC3	<< GPIO3_C5
AC2	<< GPIO3_C5



Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Size	Title:	Gong Le	REV
A4	Page Name:	RK3568_VO Interface_2	V1.3
Date:	Friday, September 10, 2021	Sheet	11 of 33


# RK3568\_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




**Note:**  
In case of multiplexing, impedance control: Diff 90 Ohm ± 10%

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3568\_V (USB2.0 HOST)



# RK3568\_W (PCIE3.0 x2)





**radxa**


Size	Title: Gong Le	REV
A3	Page Name: RK3568_USB/PCIE/SATA PHY	V1.3
Date: Friday, September 10, 2021	Sheet 12	of 33

# RK3568\_H (VCCIO1 Domain)

U1H



VCCIO1 ACODEC Default 3.3V



**Note:**  
 If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!


RK3568  
 BGA636\_19R00X19R00X1R20

**Note:**  
 Caps of between dashed green lines and U1000 should be placed under the U1000 package



Size	Title: Gong Le	REV
A4	Page Name: RK3568_Audio Interface	V1.3
Date: Friday, September 10, 2021 Sheet 13 of 33		

# RK3568\_K (VCCIO4 Domain)



**Note:**


If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground


**Note:**

According to the actual choice of mounted Cannot be mounted at the same time  
 Default:1.8V  
 Select the voltage according to the application

# RK3568\_N (VCCIO7 Domain)



# RK3568\_O (SARADC/OTP)




**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package

**radxa**


Size	Title:	Gong Le	REV
A3	Page Name:	RK3568_SARADC/GPIO	V1.3
Date:	Friday, September 10, 2021	Sheet	14 of 33

# RK3568\_P (MIPI\_CSI\_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

# RK3568\_M (VCCIO6 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

**Note:**  
Camera MCLK can select the following clock:  
1: CAM\_CLKOUT0  
2: CAM\_CLKOUT1  
3: CIF\_CLKOUT  
4: REFCLK\_OUT

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode:  
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7  
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7



GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_RXEN	----->	PHYx_RXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_RXDV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0 25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK	GMACx_MCLKINOUT	<-----	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB	GPIO	<-----	PHYx_INT/PMEB

# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

**Note:**

According to the actual choice of mounted  
Cannot be mounted at the same time
















Note:  
FLASH\_VOL\_SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L:3.3V IO driven  
Logic=H:1.8V IO driven





- >> USB3\_OTG0\_DP
- >> USB3\_OTG0\_DM
- >> USB3\_OTG0\_VBUSDET
- >> USB3\_OTG0\_ID
- >> USB3\_OTG0\_SSTXP
- >> USB3\_OTG0\_SSTXN
- >> USB3\_OTG0\_SSRXN
- >> USB3\_OTG0\_SSRXP
- >> USB3\_OTG0\_SSRXN
- >> USB3\_HOST1\_DP
- >> USB3\_HOST1\_DM
- >> USB3\_HOST1\_SSTXP
- >> USB3\_HOST1\_SSTXN
- >> USB3\_HOST1\_SSRXP
- >> USB3\_HOST1\_SSRXN
- >> USB1\_HOST\_DP
- >> USB1\_HOST\_DM
- >> USB2\_HOST3\_DP
- >> USB2\_HOST3\_DM
- >> USB\_OTG\_PWREN\_H\_GPIO0\_A5
- >> USB\_HOST\_PWREN\_H\_GPIO0\_A6






Size	Title: <b>Gong Le</b>	REV
A3	Page Name: <b>USB2/USB3 Port</b>	V1.3
Date: Friday, September 10, 2021	Sheet 17	of 33




# SPI Flash

- >>FSPI\_CLK/FLASH\_ALE
- >>FSPI\_D0/FLASH\_RDY
- >>FSPI\_D1/FLASH\_RDn
- >>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn
- >>FSPI\_D3/FLASH\_CS1n
- >>FSPI\_CS0n/FLASH\_CS0n



**Note:**  
Default: 1.8V

Support:  
1bit SPI NOR or SPI NAND  
4bit SPI NOR or SPI NAND




**Note:**  
If Flash is compatible, please notice  
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted  
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted  
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted






Size	Title:	Gong Le	REV
A4	Page Name:	SPI FLASH(Optional)	V1.3
Date:	Friday, September 10, 2021	Sheet	19 of 33


# FE1.1s (BC1.2 mode)





Layout checked :  
 5V Current --> C15 --> L1 --> C14  
 --> C4 --> C10, finally to the pin 20 (VDD5).









Size	Title:	Gong Le	REV
A4	Page Name:	USB HUB_FAN	V1.3
Date:	Friday, September 10, 2021	Sheet	20 of 33



LPDDR4 200P  
BGA200\_15R00X10R00X0R90



LPDDR4 200P  
BGA200\_15R00X10R00X0R90






Default  
LPDDR4x  
0.6V

Option  
LPDDR4  
=1.1V







Size	Title:	Gong Le	REV
A3	Page Name:	LPDDR4X_1X32bit_200P	V1.3
Date:	Friday, September 10, 2021	Sheet	21 of 33


# MIPI\_DSI\_TX 2Lanes




# MIPI\_CSI\_RX 2Lanes




# eMMC Flash






SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K




SARADC_VIN3	Up Resistance	Down Resistance
BOM_ID0	10K	DNP
BOM_ID1	10K	110K
BOM_ID2	20K	100K
BOM_ID3	33K	100K
BOM_ID4	18K	36K
BOM_ID5	36K	51K
BOM_ID6	51K	51K
BOM_ID7	51K	36K
BOM_ID8	36K	18K
BOM_ID9	100K	33K
BOM_ID10	100K	20K
BOM_ID11	110K	10K
BOM_ID12	DNP	10K


## PowerOn/OFF\_Key



## Reset\_Key



## RECOVERY



### Note:

If there is no Key requirement, It is suggested to reserve a SW9200 Key to facilitate the development debug


RECOVERY Key function:  
If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.





# SDIO WIFI/BT MODULE

## WIFI NGFF/M.2









**radxa**

Size	Title:	Gong Le	REV
A4	Page Name:	E KEY_WIFI/BT_PCIE2.0	V1.3
Date:	Friday, September 10, 2021	Sheet	25 of 33

# HDMI2.0 TX




$C_j \leq 0.4 \text{ pF}$



Size	Title:	Gong Le	REV
A4	Page Name:	HDMI	V1.3
Date:	Friday, September 10, 2021	Sheet	26 of 33


# Giga PHY1

- >>> GMAC1\_TXD0\_M1
- >>> GMAC1\_TXD1\_M1
- >>> GMAC1\_TXD2\_M1
- >>> GMAC1\_TXD3\_M1
- >>> GMAC1\_TXEN\_M1
- >>> GMAC1\_TXCLK\_M1
- >>> GMAC1\_RXD0\_M1
- >>> GMAC1\_RXD1\_M1
- >>> GMAC1\_RXD2\_M1
- >>> GMAC1\_RXD3\_M1
- >>> GMAC1\_RXDV\_CRS\_M1
- >>> GMAC1\_RXCLK\_M1
- >>> ETH1\_REFCLK0\_25M\_M1
- >>> GMAC1\_MCLKINOUT\_M1
- >>> GMAC1\_MDC\_M1
- >>> GMAC1\_MDIO\_M1
- >>> GMAC1\_RSTn\_GPIO3\_B0
- >>> GMAC1\_INT/PMEB\_GPIO3\_A7




RGMI Power Source	CFG EXT	CFG LDO[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V	1'b1	2'b10	
Internal 1.8V(default)	1'b0	2'b10	

## VCC\_PHY0\_IO Voltage Config




## PHY Address Config



- HPL\_OUT
- HP\_SNS
- HPR\_OUT
- ← HP\_DET\_L\_GPIO2\_D2
- ← MIC1\_INN
- ← SARADC\_VIN2\_HP\_HOOK

# Headphone Jack(4-pole with DET & MIC) Option






Size	Title: Gong Le	REV
A4	Page Name: Headphone	V1.3
Date: Friday, September 10, 2021	Sheet 28 of 33	


PCIE30X2\_CLKREQn\_M1 R180 1 22R 5% 2 PCIE30X2\_LANE0\_CLKREQn\_3V3\_L R0201  
 PCIE30X2\_WAKEn\_M1 R181 1 22R 5% 2 PCIE30X2\_LANE0\_WAKEn\_3V3\_L R0201  
 PCIE30X2\_PERStn\_M1 R182 1 22R 5% 2 PCIE30X2\_LANE0\_PERStn\_3V3\_L R0201

PCIE30\_TXOP  
 PCIE30\_TXON  
 PCIE30\_TXIP  
 PCIE30\_TXIN  
 PCIE30\_RXOP  
 PCIE30\_RXON  
 PCIE30\_RXIP  
 PCIE30\_RXIN  
 PCIE30\_REFCLKP\_IN  
 PCIE30\_REFCLKN\_IN  
 PCIE30X2\_CLKREQn\_M1  
 PCIE30X2\_WAKEn\_M1  
 PCIE30X2\_PERStn\_M1  
 PCIE\_PWREN\_H\_GPI00\_D4

PCIE30\_RXIN  
 PCIE30\_RXIP  
 PCIE30\_TXIN  
 PCIE30\_TXIP  
 PCIE30\_RXON  
 PCIE30\_RXOP  
 PCIE30\_TXON  
 PCIE30\_TXOP  
 PCIE30\_REFCLKN\_CON  
 PCIE30\_REFCLKP\_CON



PI6C\_03\_S0  
 PI6C\_03\_S1  
 PI6C\_03\_SS0  
 PI6C\_03\_SS1







If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA . The output current ( IOH ) is 6 \* IREF . 6x2.32X50=696mV


PI6C_S1	PI6C_S0	Out Freq
0	1	100MHz


PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread



Size	Title:	Gong Le	REV
A3	Page Name:	M Key_PCIE3.0	V1.3
Date:	Friday, September 10, 2021	Sheet	29 of 33




# MIC



Size	Title:	Gong Le	REV
A4	Page Name:	CONNECT	V1.3
Date:		Friday, September 10, 2021	Sheet 30 of 33


I2C0\_SCL\_PMIC  
 I2C0\_SDA\_PMIC  
 PMIC\_SLEEP\_H  
 VDD\_CPU\_COM  
 RTCIC\_INT\_L\_GPIO0\_D3  
 RTCIC\_32KOUT  
 I2C5\_SCL\_M0  
 I2C5\_SDA\_M0  
 RK809\_PWRON

### VDD\_CPU







### RTC IC --Option

**Note:**  
 The power off hold time scheme is required,  
 It is recommended to use external RTC IC  
 But, it will not support the timing poweron function




Address:Read A3H,Write A2H






## PMIC RK809 DCDC




Component	Value	Part Number	Value	Part Number
DDR4	1.21V	62K	1%	
LPDDR4/4x	1.11V	47K	1%	
DDR3	1.53V	110K	1%	
DDR3L	1.35V	82K	1%	
LPDDR3	1.25V	68K	1%	

## PMIC RK809 LDO




## PMIC RK809 Management

**Note:**  
If the external RTC IC is used, Can choose not mounted



## PMIC RK809 CODEC




**Note:**  
If RK809-5 codec is not used, then Pin 14,15,16,17,19,40 Tie VSS  
Pin 18,36,37,38,39,41,34,32,43,42 Leave floating





# DC IN&SYSTEM Power



VCC12V_DCIN-VOLTAGE	ADC_IN4
5V	0.25V
12V	0.9V
20V	1.51V

R236	5.6K	9V
24K	12V	
56K	15V	
NC	20V	

